OM

9574234622

Patel (+918121564132)

PM 1(B)

ECE

Disital Circuits.

Dr. Chakrapani.


Yerram setty Chakri @ gmail. com.

Best of lule

() () () ()

Applications

- 1) Astuble Multiviboators -> Square Dave generator (Esse sunning MV)
- 2) Monostable multiviboators -> (a) Pulse generator
 (b) Pulse Stock(her. (one Shot MV)
- 3 Bistuble multiviboutors -> 1-Bit memory.
 - * Astuble Multivibocators Using logic scare.




'O', i' = Unstable States.

:. T= 60 ms

Time period 06 Square Quive T= 2x (sum of Propagation Delays 90 all Investers)

=1/5=4

* Bistuble Multivibocaters.



نزيد)

0

 \bigcirc

0


 \odot

MOTE:

- It odd no- or Inverteen then was Astable MV.

-) It even no- at Inverted then Bistuble MV.

* Monostuble MultiViboator



Abter T, the feedback rame at gette-1)

Input is connect to i' which means the


Va = 0. Capacital Charges to +5 V with

gime Constant RC.

-> Ones capacitos Charages to +5 volts.

Vb= 10g/2 '1' => [V0=0] and [Va=1] and

hence the capacitoh discharges. _5 -* Puise Stretening. Trigger 910 \wedge^{o} Determine the following multivibocitos: 4) -> So, it is Astuble mv. 6 Astuble mv. c) 40n) [] = 10ns. So , it is Astusie mu Inverters




-> Now it is look like monostable mr.

Su, given ckt is monostable MV.

VIA

Ex- In the bollowing circuits determine the values of O2, O1, O0= ? it it is counting the following sequence >101, 010, 110



This is nothing but design a

Syn (counter using D-FF

which county known for studies

5, 2, 6, 5,


of time of design

use excitation table

on ohis at analysis

- as him of unalysis

1	P.S.	M.5	FFI	npu	*1
	@2 81 80	Oz O1 O0	PZ	D 1	D0 \
(3)	101	010	0	(0
②	010	110	(Ţ	0
<u>(c)</u>	110	101	1	0	1



01= Em(6) + d(0,1,3,413)

9,0	000	σι	11	10
@2°.	\times	×	X	0
1	\sqrt{X}	0.	X	D

D, = @ or (A) Or.A.

Dogic Families: * Transisted ay an Inverter: Vc1 2+5V VBE, ENTORE 0.8V VBE, active = 0-7 V VBE, SOU = 0.8V (1) Vi = ov; Q is OFF => Vo=tsu. (ii) Vi=+5v) @ is on => Vo= YCE, set = 0.2. IB> IB, min. where Formin = Icos : IB> Terset. : Thre IB > Iciscal > Fer a to be in Saturation. → Ic, sut = Vcc - VcE, sut = 5-0.2 = 4.8 mA. : $I_B = \frac{V_{ii} - V_{BESCH}}{Q_L} = \frac{5 - 0.8}{22} = \frac{4.2}{22} = 0.19 \text{ mA}$ hre IB = (20) CO-19) = [3-8mA.] Q is not in saturation, because,

MAETO < It, rost

HOTE: In the above circuits Ib here = 30 then then here $T_B = (30)(0.19) = 5.7mA$.


So, Transister is in suturetion, becomes here IB > Eiset.

 \bigcirc

(.

()

* Transistor switching lime:



ta = deray sime.

tr= Rise time.


ts= Storage sime.

ts= fan ime.

-> ton = taxtr

LOFF = tst tf.

* Parameter ob Logic gates



2) Noise margin:

TE is the amount of Moise that and be allowed without disturbing the mormal operation of logic gates.

 $NM_{H} = V_{OH} - V_{IH} = 2.4 - 2.0 = 0.4V$ (-ve noise) $NM_{L} = V_{IL} - V_{OL} = 0.9 - 0.4 = 0.5V$ (tree noise)

: N.M. = min (NMX, NML).


= min (0.5, 0.4).


: NM = 0.4U

(P)


3 fanord:

It is the so of Standard loud off of gete Can drive without impaising its normal operation. The Standard loud is input current of a loic gete which belongs to the the tamily of driving gate.





-> Fanout_ min (Fanout , Fanout).	13
= min (10(12)	
4) Fon (bigure ab Merit).	
Poop. derey (ms) x power dissipiction (mw).	
→ It is used to compuse two gates in tes	m106
its performance.	
→ ① DTL ② modified OTL ③ TTL ④ ECL.	
OTL C Diode Toursistor Logic) 0+vcc = +5v 2.2 k DA' SK	M
AO PR TITE TO TO THE TO THE TO THE TIME TO THE TIME TO THE TO THE TIME TO TH	



 \bigcirc

0

()

()

()

(

So, it is NAMO gate,

>(i) when Q is on the Voltage Cot P $V_{p} = 0.7 + 0.7 + 0.8 = 2.2 \text{ V.}$ (ii) when Q is OFF => $V_{p} = 0.7 + 0.2 = 0.9 \text{ V.}$

-> For co to be in saturation.

hFE Is = Ic. sat + N.I.

$$T_{c_1,sat} = \frac{5 - V_{c_1,sat}}{2.2} = \frac{4.8}{2.2} = \frac{2.18 \text{ mA}}{2.2}$$

Stund. Loud I=8

$$T = \frac{5 - \sqrt{A' - \sqrt{c}E_{1}sut}}{5} = \frac{5 - 0.7 - 0.2}{5}$$

$$I = \frac{4.1}{5} = \frac{10.82 \, \text{mA}}{1}$$

$$\Rightarrow I_2 = \frac{\sqrt{8E,10t}}{R_0} = \frac{0.8}{5} = \frac{0.16mA}{5}$$

(1)

$$V \in \frac{0.85}{9.85}$$

In OTL two Biodes D, & Dr age used to increwe the noise margin of the logic gates

At In OTL, the Rb desistor is used Storage lime of the toursistor. to reduce the which in turn reduces the Switch of filme of the formistor.

 \bigcirc

()


 \odot

()

 \bigcirc


OTL Gate: Modified

> modified DTZ the Diode Di is replaced In by a toursistor in active region which inoseuses ene buse current et a. hence the fundat of the Logic increases




(3) TTL: (Trunsistor Trunsistor Logic). (Sudnowled).

- (a) open (onector).
 - (b) To tempore.
 - (c) Tri-Steate.



 <u>A</u>	B	<u>C</u>	y a is in forward Active
0	0	0	1
0	0	(Or is and off =>
0	\	0	o o
0	\	\	\
j	0	\ 0	
1	0	,	1 Reverse active
1	1	0	
Ţ	ţ	\	0 -> Cazison, Ozison, 4= VCF,164
			[420-2V]


-> So, it is MAND gade.




* Ad Vantuges:

-> (1) OPEN Collector TTL

-> wised - AND Logic.





Ö

(]

()

Ċ

C

(:

()

0

0

0

C

((;


(); ;-

(;

C

()


In open Collector TTL the Stout Gepucitance at the lip of the driver gede takes more time to change the Voltage levels because of high time Constant Z=RC, where R=PULL UP Resistor.



2 Totempore: TIL;

To increase the Speed Ob TTL the passive Pull-UP Resistors is Replace by active pull-up Pull-UP Resistors is Replace by active pull-up Which is a Emitter follower whose Current which is more and the OIP Resistance is gain is more and the OIP Resistance is less tence, then time constant is T = Ro.cOther Tence, the time constant is T = Ro.c

Onere, Ro= output Resistance of Emitter to 110 wer.



			1	Ashive mode
A	B	c	Y	Con is in Formand Active mode
0	0	0	1	=>) or '12 (N together => 1 = +21
0	0	1	1	Lon on
0	\	0	1	
0	1	\	1	
1	0	0	11	
1	0	J	1	
. 1	\	0	11	JO is Reverse Active mode
1	1	(6	- Jon on are on.
				1 } Y = VCE, sed = 0.2 V.
				oz off. Disoff.

(onsidered TTL Logic Goating inputs **u** ४९ Logic-1.

 $(\exists$

 \bigcirc

0.

 (\cdot)

<u>(</u>

→ O2 is carred phase Spriter because it 21

Will maintain the exclusive condition bet n

O3 & O4. that is one or them is on

Other one is obt.

* Advantage:

Time Constant C = Ro.CTime Constant C = Ro.C $\Rightarrow Ro = Output$ resistance emitter follower.

* Disudvantge:

- → (i) As Switch off sime is more than

 Switch on sime, both a snort period or

 sime Both as a or will be in the

 on Condition which results in large

 Current donard from the Suppry.
 - (ii) wired Ano legic is not possible with totempole & TTL.
- => To improve the speed of Totem poie TTL

 On and D are replaced by Dunington

 Pair which has him current guin and

 Very low our resistance.

3 Fristate TTL:

Cantool

B

Cautool

Ib C=0 => $y=\overline{A \cdot B}$

Ib [C=1] => [y=z!] high Imp. Strate.

()

0

(

-> When [C=1]


=> Both of and Or will become off.

-> Tri-state TTL are used in Bus (onlightation,)

of micro Computer,

3) ECL (Emitter Gupica Logic).

(OR) Non- Saturating Logic, CML (consent mode logic).



Vi Formsisted outputs.

(-0.8V) Q OFF $V_{C_1} = -0.9V : V_{C_2}' = -1.6V ('0')$.

(Active region) $V_{C_2} = 0: V_{C_2}' = -0.7 ('1')$.

()

9

0


 \bigcirc

 \bigcirc

6

Hence On Conducts, Oz is OFF.

That
$$V_{c'_2} = V_i$$
 $V_{c'_2} = V_i$




* Advantage:

- -> High Speed of operation because lit in is in non-Saturating lugic.
- > No current spikes.
- >> High Fanout (≈25).

available.

5 aired-la or logic is possible.




* Disadvan tages:

O High Power dissipilation because the Trynsistors.

3 the Noise Margin of ECL gete is very 1881.

	[≈ 0.31 V].	ß	sipolar		MOSFET	t family
A NO	- persumeters	OTL	TTL	ECL	mos	20M)
1	Funow	8	10	25 =	20	>25
2)	power Dissipution (mw	8-15	12-22	40-85	0.8-1	<u> </u>
3)	Poop. Delay.	30	6-12	1 -4	300	70 _X
4)	Noise Immunity	Good	very i	Fair	Cherry	Sex 3000


-> BIMOS: BIPOLOR + MOSFET.



	A	В	c	1 -> SOA, OB, Or wor OFF
	0	0	0	1 ->> Y=+5V.
	0	0	1	0> Y= VCE, set = 0.2V
	0	1	0	0
	0	1	ĺ	0
- { .	1	0	0	O Y=A+B+C
	Ţ	0	\	
	1	1	0	8
	_ 1	ţ	l	1 0

<u>(;</u>

So, it is NOR gate.




-> RTL has more resistors so it ocrupies more Spuce than mospet families so it is outdated. * I²L: (Integrated Injection logic).

I'L is obtained from RTL by making three Changes:

(i) Buse Resistors are omitted.

(ii) PNP Lounsistors is used in place of conector Resistor.

(iii) Multicollector tounsistors are used.




* advantages:


(i) High parage density.

(ii) Low power and prop. deley product.

-> In I'll the Speed Ob Operation an Contal by Choosing Ine Voltage input ob PNP foundistor appropriation.


=> me High Amoreshold logic (HTZ) tamily)s having high Moise margin (NM) = 7.1V.





_ cc 9

Rom



Rom cy Combinational circuits,

$$\begin{cases} Y_2 (A_1 B) = \sum_{m} (I_1 z). \\ Y_1 (A_1 B) = \sum_{m} (O_1 I_1 z). \\ Y_2 (A_1 B) = \sum_{m} (O_1 2). \end{cases}$$

Rom size = $2^{x} \times y = 2^{x} \times 3 = 12$.

Rom) (oTP Rom) Chandramunaple Prom: * programma 610). Cone time

Fuise Chickows RIOS 0 5 ziji(an) ľ - () Decoder 2 ß

Em (1,3). Y2 (A,B) = Em (0,1,3). 4, (A,B)= Em C1,2,3) 70 (A(B)=

3

(:

 $\widehat{(\)}$

 \bigcirc

 \mathbb{C}

(3


40

(,)

(.)

0 ():

 \bigcirc \bigcirc



(1) Programming:


on blocking. gets On - hay Toupped Electrons or - has no toupped electrons on Howting gete.

(2) Reading:

- In a houting gate mosfet it the exectsons are fourped on the froating gate it results Incoeusing in more noted nothinge to 7 v.
- Henre, For 5 v Q is going to be obt and Oz is on and cooresponding outputs are

3) Exaséng:

To ensure see have to use Ph UV
suys bomburd into it so stack the
electrons goes into their normal Graition.



* Disadvantages:

- (i) Insustem programming CISA) Dod possible.
- (ii) Foasing tukes more fime.
- (iii) Partieu eousing is not possible.
- => other name ob it is

FAMOS

Floating gate Avalance injected MOSFET.


 \bigcirc

(

31

In EPROM the Shickness of silicon oxide layer in floating fate mosfet is Reduced because ob this, 5 to so V of Programming pulse is sufficient to page the electrons on the floating gate.

-> The Mosfft an be exused by deversing the polarity at the gate input.



* Advantages:

-5 du - 10V.

- (1) Partial existing is possible.
- (2) Isp (In system programming) is possible.
- (3) Exassing takes very less sime.
 - * Disadvantages:
 - -) It has low puckeage density because each bit

requires 2 mosfets one blocking gete mosfet onegher one is ordinary mosfet. and cost per bit. High (2) * Wemard: Flash ob Flash Advantuges High Puckage density 0 Ezusing Parria 2 Isp is possible. 3 Low (018. 4 no. Of Rend arite cyles. 3 Wasy (1bit mem cell) (Static RAM) (a) SRAM 3) wood like $\widehat{\omega} = 1$ cmos N7 200 Vb=+5V B 101 2.50 06 2.5 Q5 1: 100] J. CWO? Puss pognsister bit ühe, b FF (on) Lateh. bit inc, 6 B=0. b=1'

C

(];

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

(

(

- 1) bit lines are precharged to 2.5V
- 2 (hoose W=1); [Vb=+5V]; [Vb1 = 0V.]
- (3) 'Va' vises to +5V; Vo doups to ov.
 Thus bugic i' is store in spam (ell.
- To Rend SRAM (ell.
 - O Choose Go =1.
 - @ Os, Of MOSPET are ON.
 - 3 Hence, b=1, b=0.
 - (2) DRAM: Cornamic RAM).


Goodand No=+5V

Rebresh
Ciornit

bit inner

- a) To write: Chouse [W=1]; [Vb=+5V] => Logic j'
 is stored,
- D) To Read: choose [W=1]

 To Read: choose [W=1]



Digital to Analog Converter (DAC).

@ Binom aveignted Resistor DAr.

(B) R-2R Ladder PAC.

Analog to Digital Converter (Aoc)

()

(_

 \bigcirc

()

0

C


()

@ Counter Type ADC

- (B) Successive Appaox ADC.
- @ Flush (ofi) Purcules Aoc.
- @ Draw Stope (OR) Integrating ADI.
- @ signal delta Aoc (E-0 Aoc).

Counter DAC Vo

CLK	Counter	V.
0	0000	οV
1	0001	(16+) 1V
2	10010	2~
3		,
1		
,		
ĺ		
15	[(()	15V
15	10000	0 V



- (1) Fso (Full Scale OIA) = 15V
 - -> M-Rit OAC: = (2"-1) X Stepsize.
- (2) (a) Resolution:
 - It is the minimum Change Possible cut the OIP of the DAC for any change in the digital input.
 - @ Resolution = Stepsize (Volts).
 - (b) % Resolution = Stepsize x 100


$$= \frac{100}{2^{N}-1}.$$

: where N = size of DAC.

DAC VO.1 V 8-Bit 0.5 V 16-Bit 1.0 V 32-Bit.


Ex!

æ,



CLIL | Counter | Vo.

CLK	counter	V (U)	
0	000	Kab O	
1	100	4	
<u>2</u>	110	6	
	1,11	7	
3	1011	3	
5	00	1 1	
6	000	0 0	
	1	ı	



C

 \bigcirc

() ()

C

()

()

 Θ

 \odot


0

 \bigcirc


0


(·


 \mathcal{C}



1) Let, $a_{n-1}=1$; other Input bits=0 => $V_0=P$







$$\frac{1}{2^{N}} = \frac{\sqrt{R}}{2^{N}} \cdot \sqrt{N}$$

Resolution = Stepsize.

()


(

Disamantuges:


- O It readilyes and sands of Jezistoss.
- 2) Using this DAC the Stepsize may not be Constant becomes it is difficult to maintain the satio of two Consequence resistor equal to constant Pouctically.

$$V_0 = V_R \left[\frac{a_0}{2^N} + \frac{a_1}{2^{N-1}} + \frac{a_{N-1}}{2} \right].$$






=> Vo= 9 Let a2=1 > a = a=0



$$V_0 = \begin{pmatrix} -\sqrt{R} \\ \frac{2}{2} \end{pmatrix} \begin{pmatrix} -\frac{3R}{3R} \end{pmatrix}$$



 \bigcirc

 \bigcirc

()

 \bigcirc

()

()

(_)

 \bigcirc

 \bigcirc

$$V_0 = \left[\frac{C_1 2}{2} + \frac{C_1}{4} + \frac{C_1}{8}\right] V_R$$

$$V_0 = FSO \quad \text{when} \quad \alpha_2 = \alpha_1 = C_0 = 1$$


$$V_0 = V_0 \quad V_0 \quad V_0 \quad \nabla_0 \quad \nabla_$$

i.e.
$$FSO =$$
 $\frac{\sqrt{R}}{2} + \frac{\sqrt{R}}{4} + \frac{\sqrt{R}}{8} = \frac{\sqrt{2}\sqrt{R}}{\sqrt{8}}$

$$FSO = V_{p} - \frac{V_{p}}{8}.$$

: 2 stepsize = Resolution= Go VR= VR.

Disadvantage of voltage switched Ladder DAC 15: It booker annuanted Spiker at the input while switching. To overcome this use current suitener DAC. we



$$\rightarrow I = \frac{V}{Req} = \frac{V}{R} \rightarrow 0$$

$$T = \frac{1}{2} = \frac{10mA}{10} = \frac{10}{2} = \frac{5}{4} = \frac{5}{4} = \frac{10}{4} = \frac{5}{4} = \frac{5}$$

(


 \bigcirc

 \bigcirc

$$V_0 = -\frac{25}{h}. (1).$$

$$V_0 = -\frac{25}{h}. V.$$

$$V_0 = -\frac{25}{h}. V.$$



$$V_0 = AF \left(\frac{1}{8} + \frac{1}{2} \right).$$

$$V_0 = 8 \times \frac{5}{8}$$


$$\therefore [V_0 = 5V]$$

: Contribution of V_1 at Input = $\frac{V_R}{s} = \frac{1}{2}$.

If V_2 at Input = $\frac{V_R}{s} = \frac{1}{2}$.

* Analog to Digital Converter:

(1) Counter Type ADC:



Yaine of Counter = (eiing Voiture)

(_ .

(;;

 \bigcirc

()

(";

 \bigcirc

()

 (\cdot)

- Conversion time depends on the input 1 magnitude.
- @ Maximum (onversion filme. $= 2^{N}-1.$

$$(2^{-1})$$

(2 -1)

(2 -1)

(2 -1)


(2 -1)

Sampling Period

MOTE:

- In Counter type A to 0 convener the Conversion time doubles for every 1 bit increase in size.

2) Successive Approxi ADC:



0

 C_{I}

 \ominus

()

 $\langle \rangle$

(_

(:::

()

()


 \bigcirc

Va>Vin => P=0.

Vd= vin => 120

Va < Vin >> P=1.

* 3 - Bit SAR



-> In successive approximation Atop converter the digital old is alongly less than the analoginput.


P) Vin = 2 V. Vd=4 V.


DAC Stepsize = [V.

Dig output = 001.

-In successive approximation ADC.

- 1) conversion lime doesn't depend m input magnitude.
- @ Maximum conversion lime = NT.






- -> In Hash lime ADC
 - 1) Conversion lime doesn't depend input magnitude.
 - 2) Maximum Conversion Lime is very less it depen and hence it is the fastest ADC.

* Disadvantige.

N-Bit flash ADC requires (2-1) Compurators.

(4) Dual Stope (ok) Integrating Acc:



0

()

0

0

(


()

 \bigcirc

 \bigcirc

- D VODO => CLCK Puises reach the Counter.
- >> Vo ≤0 => Counter Stops.

2)
$$V_0 = \frac{1}{RC} \int V dt$$
.



CLOCK: JJJJJJ => T= 2 MJ.

 T_2O : 100Ms. \Rightarrow Counter value: $\frac{100}{2} = 50$, 50 (ρ require) T_2O : 20Ms. \Rightarrow Counter value: $\frac{20}{2} = 10$, $\frac{20}{2}$ of require.

If Clock Period = 2Ms.

Case-(i) Vaine of Counter = 100 = 50= (000....110010)

(use-(ii) Vaine ob (ounter = 20 = 10 = (000....1010)2.

* Discharging time "Tz".

Voitage change lostage change during "Ti".

i.e. $\frac{\sqrt{\ln r}}{Rc} \cdot T_1 = \frac{\sqrt{R}}{Rc} \cdot T_2$

$$* = \frac{|V_{in}|T_{l}}{|V_{R}|}.$$

* Advantages:

- . 1) It is very accurate because the same Capaciton is used for Charging and discharging. Stat that it any deviation exist the system will not be affected. Hence, it is used in all digital voltmeters.
- 2) The integrator at the input eliminates the appea effect of power supply moise (alled as "50 HZ hym" (interference).

& Disadvantye:

-> It is Speed of operation is very less.

=> Dual Slope ADC,

- (i) Conversion time depends on Input magnitude
- (ii) Max. conversion lime

N= size of AOC (NO. OF BITS).

(

()

()

٩

(]

 \bigcirc

 \bigcirc

()


T = CP.

T1 = bixed lime.

But, Timex = (2-1) T.

-> In Dual SIOP ADC the Conversion time doubles for every 1 bit increase in size.

5) Z-A Aoc (sigma- Deity ADC). 1 Bit Drim.



$$[T_n \le -\Delta AOC]$$

 $signal \to LPF \left(\frac{1}{5t1}\right).$
 $noise \to HPF \left(\frac{S}{5t1}\right).$

()

(i.

(

()

()

0

(:

()

(::

(*)

(

 \bigcirc


0


Resolution 10mv \longrightarrow 000 \cdots 000.

* For Proper ADC operation.

=> Ripple Voltuge at Input & Resolution of AOC.

* Continous Signal coun't be Appry to the ADC. ADC Con not convert continous analog signal ento digital signal directly. We require some circuity for Inax. i.e. Sample and hold (kt.





-> Acquisition lime:

- It is the time taken too the switch to crose and capacitoh charge to the input voituge.
- Aperause sime:
- -> It is the time tuken by the capaciter to disconect from elp after the switch is open.

Ex-9 Page-29 CR
Ti = Jooms
$$V_R = 100mV$$

 $T_2 = 370.2mJ$
 $V_R = 100mV$
 $V_R = 100mV$

:
$$Vin = \frac{370.2}{300} \times 100mV$$

(

(

()

 \bigcirc

(h

f5 ₹ 200 HS.

Le t, 8 = 500 Hrz.

Input BW = fs

= 500 2 :. BW = 250 Hz.

FSO= (2-1) X Stepsize.

.: 20 = (28-1) x stepsize.

.. Stepsize = 20 volts.

Vin= (219)10 x 25

: Vin = 47. V

ADC -> 0-5V. 8-bit

--->0000 0000 = 00K.

---> 1000 0000 = 80H

1111 = PF4. 1111

AD (-) -5 to +5 8-bit p)

0000 = 00 h. **-5** → ○○○○

0 -> 1000 0000 = 80 h

-> 1111 1111 = FFH.

 \bigcirc () \oplus (2)



Set 80 9. In Struction

Mem, Ilo Interfacing 10%

10 .1. Miscelleneows.

Topics:

- Block ding- & Pin ding of 8085 Up.
- Mem Interfacing.
- IIO Interfacing.
- Instruction, Machine CH(101.
- (B) Timing Diagram.
 - Instruction set.
 - Addressing Modes. 7

: 8085 MP

(1) 16 Address * Features:

16 Address Lines

Mem. Capacity =
$$2^{16} = 2 \cdot 2^{10} = 2^{6.1 \text{kB}}$$
.

3) Frequency of MP:

$$f = 3.072$$
 MHz; Clock Period $T = \frac{1}{5}$

()

()

(3)

 Θ

In Harward Arenitecture Program and use stored in separate memories Separate Buses. with ARM Microcontro 11er.

Processors.

Proce Cessor. CISC'

CISC = Comprex instruction set Computer.

× (RISC) = Reduced instruction set computer.

e.g. (i) ARM Controller. processon.


6 Tech. NMOS

4004, 8008 used +51-51+12 + 5V Syppy is used. 7 . Bigg vz

HOLE:


Computible. 8 TTL


up is a 8-bit up because its 8082 (E) ALO Capacity is 8-bits.



(

- -> Pc: Program Counter.
 - → Program Counter Contains the address
 of the next instruction.
- => It is called IP (Instruction pointer) in 8086 UP.





> The programmer can not ex(es) the Ac uses internally for BCO addition.

Grag, MP

E.g.

1110 11012 EDH + (BH = + (100 10112 = 011

AC=1.

Z= 0. P=1 (even Punty). C4=1.

ACZI

As x=1, Y=1. *


=> NO ONESPION

(oh)

TWO - Ve MO) 988 added. *

Result is -ve

=) No overnow.




= 16

{ 1 Normal (°) WAIT State

-> Rendy pin is used to synchronised the up with sow speed peripheruis and memories.


Eg.



* HOLD and HUDA:

C.g.

į.



Buses are given to DMA Controller.

OMA = Direct Memory Gx(es).

The DMA foundles up acquires the Buses from DMA controller when the HOLD pin becomes Low

(;

()

 \bigcirc

(

 \bigcirc

(

(

9

 \bigcirc

()

4

٥

 \bigcirc

(:

(_

 \bigcirc

()

(

()

-> Two modes of operation:

@ Busst mode:

In this mode the Buses are hundones to the micropaccessor only atter the entire data bounstered to memory.

6 Cycle Steuding:

In this mode the Control of the Buses Switches Buck and both beth Mp and DMA Controller.

* X, & X2:

 $\frac{\int crystun}{\int crystun} = \frac{2 \times f_{HP}}{2 \times 3.072 \text{ MHz}}$ $\frac{\int crystun}{\int crystun} = \frac{2 \times f_{HP}}{6.144 \text{ MHz}}$ f = 3.072 MHz.

The Coystal form. is divided by two to

Convert single Phase Clock into a two


phase Clock because 2 phase mosfet

Shift Registers use fuster than signle phase

MOSFET Shift Register.

* Restin Re Sex ord.

=> Power on Resel




up is reset when

(i) An the Registers are crear including PC.


(ii) All the Buses entre ento high impedence State.

(iii) un processor fetches its next instanction

from memory location OOOOH.



(LK out:



f= 3.072 MHZ

In the following decodery determine and outputs Yaid grampes Of functions their +5~ Contoul Cri C_{2} O signal 2 WEWN 3 to 8 3 IOIM 4

decoder

(74LS138)

5

6

7

TOR

Dow

Ans:

FD

WR

Io/m	<u>k</u> D	WR	outputs
* 0	0	0	0 -> Invaile
\longrightarrow 0	٥	\	1 MEMR
\ 0	1	0	2 -> MEMW
>>>0	1	1	3 - Invalid
* 1	0	0	4 -> Invalid
	0	(S -> IOP
	1	0	6 -> IOW
*)	1	1) - Invalid.

○C

 \oplus

()

 Θ

€


C

.

./

0

* Demutiple xing of AD, -AD.




- 1 Address = 4250h.
- 2) Datu = F7H.

on [ADZ- ADO]


* Laten is disuble, when data is sent on

A07-A00

The disadvantges of multiplexing is lit reduces the up speed of operation becomes of the lime taken in Demultiplexing.



* Memory Ic's:



$$\rightarrow iF \quad S.A = 3800 \quad fren \quad EA = \frac{3860}{38FF}$$

Ex-1 Determine the Sturring endaress of 2764 memory IC it its ending address is AASFn.

Ans: NOTE: MEM IC

$$R \neq 16 = 2 \times 8$$
 $2 + 32 = 4 \times 8$
 $2 + 54 = 8 \times 6$
 $2 + 54 = 8 \times 6$
 $2 + 128 = 16 \times 8$
 $2 + 128 = 16 \times 8$

 $\Rightarrow \text{ memory size } 8 \times B$ $= 2^3 \times 2^6 \times 8$ $= 2^{13} \times 8$

13-> Address lines.

AASFH.

1 F F F

Ex? Determine the Size of the memory whose Starting and ending address are 3400 & 79FF, respectively.

0

.0

()

0

0

()


 \bigcirc

(

 \bigcirc

(

Ans:




Hence, Memory size = 24 x 8 = 24 x 2 x 8 = 16 x 1 x 8 = 16 + 3. * Memory Expunsion:


** Construct a 4KB memory by using 1KB

Memory Ics

19 A XB PERSON.



WEW IC, ? -> IKB WEW = 1.057 x 8.



require. Uve IC,7 memory 256 × 4 Runn HOW memors. 32 KB constanct Q to 5128 OF Required mem wen $\mathcal{I}CS$ Ans: MO- 0P mem.

size ob chiven

·-

 $(\ .$

 \bigcirc


(

 \overline{C}

 \bigcirc

(.

 $\overline{}$



rom,


32 KB


Ex-2 A digital Computer has 20 adaress 39 likes and 24 detailes tow many memon ICI Parina 16 aggress lines and 8 data lines are required to feel the memory Of the computer?


Required size of mem Mo. of mem Ics= coven size of Mem.

$$=\frac{20 \times 24}{26 \times 8}$$

> 16 gams, 3 coinmus.








Addr. Punge: D400H - D7 PFH.

In the above interfacing as an 16 addr.
Times are unitized it is caused assource decoding
which results in one to one mapping.

Ex-2 A 8kB memory IC is interface to the microprocessor on shown in the figure.


Determine the address runge of the memory IC.

Ans:




* An address line is unused.

As Ars



Shown below: IC 512 Bute mem.



A15 - A10 A3 A8 A7 A0. 0000 0000. 0000 0000 10

F.A. Sturring Add. must have Ag=0, Ag=1.

must have Ag=1, As=0. Add.

ENDINO Agan (d) 3100% - 35 Eth =) 3100H = 0011 0000 0000 Valid 0000) 00/10) 32Pfh = 0011


11/01 6 8DOOH - 8EPFh => 8000h = Valid 11/10 SEPP =

(F400 h - FSFF F400 = 0160 Invalid 0 1/01 @ C900 n - CAFFn

1001 =) (900 = CAPPF= (910

varid.

83




- (1) Memory mapped I/O => Ilo devices use treated as Memory.
- 2) I/o Mapped Ilo => < mem

(2) I/o Mapped I(0 => > 10.								
	sen pursente Stepe							
	Them map	red 1/0	1/I10 map	oped Ilo				
O Mo. of A	Add Mem	IIO	Juew	$\mathcal{I}(O)$				
	Adds 16	16	16	8 (A7-A0) C				
2) (ontool :	Signery MEMR,	MEMW,	WEWK	DOR 1 DOW				
3 No.	[* (\/ 	64 KB	64KB +	28 = 258 () +10 devices ()				
*	mem mapped	T10	Ilo muppe	d 7/0.				
Advantages	D IOIM pin is	not [) Max Cape	city of MP				
	required.		2) Less Hardware Comp-C lexity for Ilo enter facing:					
)	2) NO Separate	instn						
•	for Io devi							
	3) Avitumatic	and						
	Logic operations are							
	disectly bestormed as							
	Ilo grenine q	ata.	(1) Separate	INSTA POS				
Disadvantges			100016	are organism.				
	for Ilo device	interrucing	3/(2) comit	hertorm				
	2) Effective V	nemory	Asith Logi	cal operations (
ā	Spuce is 8	carca,	aire					

Ex-1 A Peripheral is interfaced to the 85 Up as snown in the bollowing tigure.

Betermine (i) The mode of interfacing

(ii) No. Of internal Registers in the peripheral and their addresses.




Ans: D Ilo mapped Ilo Mode

(.: only 8 adar lines used cond

(ontool signal is Iow).

(a) As Az, Ai, Ao are Connected directly to the peripheral, no of Internal Registers = 2³ = 8



Por Register B.

Az An Ao A15 A14 ----

- Max Add. for Reg. 'B' is when all x's=1.

1111 1111 1111 1101.

= (FFFD) H.


(1) Intruction cycle:

-> It is the time required to execute an instruction

-> Renge: 1 MIC to 5 MIC.

(2) Machine Cycie:

-> It is the time required to complete one operation of excessing memory, excessing Ilo device of sending on acknowledge mett.



T Steate: in one clock performed is the task It period. 5= 3.072 MHZ. T= 320ms 06 Muchine chale: lypes Ketch MIC (F) => (47)= 3+ + (17 <u>010096</u> time to (R). MIC Read 2) mem. decode the (w). Meite MIC 3) mem. OPCOde. 31 (I) WIC Rend Ilo 4) (0). · write WIC 5)-Ilo MIC. Ack 6) Jnt. ACK MIC. 7) Hold

 \bigcirc

()

 \bigcirc

(

0

 \bigcirc

 \bigcirc


(.

()


0


 \bigcirc


 \bigcirc




- => Special mic:
 - 1) S = opcode Fetch MIC (6T).
 - @ B= Bus Idie MIC (3T).








(2) Opcode = 0100 11112.





→ In T2 State of any machine (y(le the pc is incremented

NOTE: In the Opcode betch machine cycle it

(T4) State is removed then it converts
into the timing diagram of memory
Pead MIC (Y(18.

 $\overline{}$

C


(


(

 \bigcirc

 \bigcirc

 C_{i}





=> decrement sp + push 8Phr

=> decrement Sp + push 92pc-


1 Push RP Predersement Push B Push D H neng Push PSW

RPIG = RPH + 91PL

Eg. Given Sp = FFFFh; BC = 1040H; HL = A2(4H)

(push B @ Push H.


1) Push B.




SP= 0000H.

(1) PUSH B. B.c. segs ---> mem Loccisions = ?

0000 FFFF FFFE





POBB
POPD => get 1 Byte from Stack into 9.9.

POP PSW => get 1 Byte from Stack into 9.9.

+ Increment SP.

+ Increment SP.

+ Increment SP.

0

 \bigcirc


()

()

0


(

(.



DE = 2211H PSW = 4433H.

P2) Let SP= FFFF; BC = 5065H; HL= AIF4H




HL-DOE => DE = AIFAH.

BC-D PSW => PSW = SD65A.


* Types ob Instanctions:

- D Asithmatic
 - 2) Logical
 - 3) Data Tourster
 - 4) Brunching
 - 5) Muchine related, I16.
 - 6) Additional.


* Reference:



$$(BC)$$
 $M = (HL) = 33H.$
 $(4250) = 11H.$




3) A+85itdadu -A 2/2/78F.R) ADI 8 bit data =) (2) Oplode = XZ, 64H. Eg.(1) AOI 64H (4) (3)@Instruction F X2,64 **KZ** 3240H 64 6 Operation 324 h A+ 64 -> A No machine cyere. 33 4252. (\cdot,\cdot) \$1517 (E.B.) 2300 AU. A-R -> A SUB $A - M \longrightarrow A$ (S) SNB A-86itdaty -> A (3) SUI 8 bitdctu 3 1 (1/4(F) A+R+CY -A ()) ADC R MIL 1/2/7(F.R.). A+m+cy -) A ADC M A+Pbitalutu+(y-)A 2/2/7(F.R.) ACI 8 bit data 4) A - R - (7 -) A SBB R 1/217 (F.R.) AU. A-M-(Y-)A SBB M A-8bit data - (Y-)A SBI 8 bit data 1/1/4(P) RXI->R INR R 5) 1/3/10T $W+1 \rightarrow W$ 5, = 1P, AC IMR 5 CF, RW). affected. 1/1/4. $R-I \rightarrow R$ 8 DCR prot (it not DCR $M-l \longrightarrow M$ 113/10. W affected.



Fuggs affected. BIMIT Instruction operation 1114 A +R→A a) ORA R 1/2/7 (FR) A+M -A ORA M 2 7 (F.R) At 86it -> A ORI 8bit * [4=0 data S, 7, P b) 1/1/4 ase XRA A @ R -> A R abberted. 11217(FR) XRA M A @ M -> A 2/2/7 (F.R.) XRI 8 bit A & Sait -> A data data c) ANA R AAR-A 1 1 1 4 1 (217 (FR) ANA M AAMAA 21217 (FR) AMI 8bit A A stit -> A deter data 1/114 ACR)=> CY=1, Z=0 A-R CMP A = R => (4=0, 2=1 A > P by C4=0, 2=0. * Register values are unchanged. only bugs use appealed. SIPIAC ase arrected.

(MP M A-M 2/2/2 Acm 2) (420, 220 A=M 2) (420, 221. A>M 2) (420, 220.



1/1/4 No hags are 4) CMA Ā->A arrected Coperation is within Acc.). / CMC : CY -> CY 2/11/47 STC (4 = 1 Ex-1 lex, A= F2H. CY = 1. XRAA > A + A. F2 n € F2 -> 00 h. A=004 CY= 0. Ex ? Let A = 084 D RLC . 3) RLC (4)
A= (000010002) = 10H A = 10 K = 16,0. A = 00100000 = 20%. Ex-3 Let. A = 3CH.; An frags are creared.

CPT 7F. S=1 CY=2 A=2 A=2 A=2 A=2

CPI 7FH. Wiz: 12 2 1 (-> A-7F. 30 = 3CH - 7FH. = +bd H. = 10111101 A = 3CH. 1 = 2 7=0 Ac = 1 -> IN a MP XOR (P,O) is defined as P(+)0 what is the for our the following program.

XOB (25, 21). - 25 = 25 (8) XOS (25/11) > 25 = 25 @ 21. ~ ~ ~ (f)~ (+)~. 125 = 21 S

Sw4 p.

 \bigcirc

(.)

(

A -> (16 bit 3 | 4 | 13. STA 16 bit addeli) CF.R.R.W) C998627) a write 1 2 7 7 3) LDAX RP ((RP)) -> A. C F. R.). e.a. LOAX B $(B()) \rightarrow A$ (4250) -> A. oplode = Pz. O LOAX B MP 4) 3) Memory @ Instruction = PZ PZ 3100 LET BC=4270H (b) Operation 11 4250 $((BC)) \rightarrow A$ 33 4252 i.e. 11-1A LDAX B. LOAY D $) \Rightarrow ((HL)) \longrightarrow A'.$ LOAXA => i.e. M --> A = Mov A, M. $A \longrightarrow ((90))$ => STAX RA

1 12 17 (FW)

 \odot


(11)

9

(


()

0



ADD $B \Rightarrow GT$ A+B \A+B \A

FetChing of next instruction,



 \bigcirc

()

0

 \odot

⊜

 \bigcirc

0

0

 \bigcirc

b Pop Rp $EX(SP) \longrightarrow RPL$ $I \mid 3 \mid 10$ Post-increment $(Sp+1) \longrightarrow RPH$ $(Sp+1) \longrightarrow RPH$

Eg: Let,
$$(F250)_{H} = 4B_{H}$$
.
 $(F251)_{H} = 50_{H}$
 $(F252)_{H} = F2_{H}$
 $(FF53)_{H} = 04H$.

○ LXI, H, F250. → HL = F250 i e M= 4BH. INX H. -- > HL= F251 ix. BAQ M=50H. DCR M -> M= 4FH. MOV C, M. -> C -> [4FH. => M -> C C = 9


(F251) -> L= 50h, H= F2h. PHL=F250h (2)j-e. M= 4Bh. INX H -> H= F2N, L= 51H. +21.6. M= 50h INR M ---> M+1 = 57H. mov c,m. → C=51/H.


C = 8


ΓXIO' ES2S → DE= ESESH LXIH, F253. -> [HE= F253h.] => M= O4h. LOAX O. ((OE)) -A Tie. (F252) -A. A-> F2. A-OPM A+m= F2 + D4H =A. A = C6 with (Y=1.

Ex-4	Find	the	Vuine	06	Αcc	umu lato	2 UHer
	execut	ing ;	the bo	nlowly	bac	gramm.	
3	(Ō	,	2		- ^{- 1}	:
(A) A00	1296.	Mnen		Obro			
\$ 3000,	01	MUT	A 136	3E,	36 =>	A = 36	. 4 - 2
Brecute 3000	03	AOI	40H	l		A +40	=> A = 76
3004,		STA	FOOE	35,0	67,30.		4
30	007	XR	A A FILT	1 47	76		
3	008	HI	Τ.	7	S ·		
		Į.		l			
				A =	76h.		

beconnse is not executed rteri * 'XRA A' which is replace by its opcode AF Instanction. HLT 15 opcode of








bc= 8503 8204: CALL 8207 POP H => TOP OF Stack -> HL 8207 i.e 8207 → HL HL = 8 4L= 82074 Stack In the following program determine Ine return address of the Sybontine LXI D, 705F > OF=705F SAP1 = 600 H HT= 8508 : CALL SY61. 8205 DAO B HL+DE = HL = PFGDE b(= 8508 8208 PUSH H => TOP OF the Stuck RET. (1) push = FF67 (Stuck PC=> top or the ϵ Stuk PC = FF67 h (pc) FF67: Ex-3 Determine the acc. value above the borrowing program Subsoutine Main Pgm (:SUBI: XRA A => A=00 h CALL SUbi ()CALL 4260H 4260: INR A => A=1, A=02H. PET => p(= 42 (0)) A=?=00.02A

Machine related, Ilo Instruction: 111
Da) NOP No operation 1/1/4. @ Belay (b) To avoid Adar. Relocation 1/2 (OR) more 5 (OR) more
TMP \$520 Mop 2 Byte Inst" is deleted Nop 2 and seplected with Nop Inst".
* HLT: Abter executing the hart instruction:
(i) it enters into hait acknowledgement muchine
(ii) the Buses are transfected. (iii) Registers values are unaffected. (iv) Eitner resex (or) interempt is required to bring the up out of the half state.
BPT (Break point and their of HLT) Cos lit takes less lime of their of HLT for exercising.



=> 87 His sent to PORTE.	113
Ex-2 The following Pougramm reads sino. in 2's comp. form from pora-	igned 1 When
the execution of the program Stop!? Again: In port 1 PLC => [CY=5] THC Again. PRC TO [CY=1] - Veno. HLT	
=> the above program stops the extended in -ve no. from port-1	ecution.
Additional Instruction: Disquie Interrupte 1/1/4	,
=> \ RST 7 INTR	.5, 6.5,5.5, are disable
B EI Frable Interrupts → Pgm DI	ure Fnabled,
only TRAP Can	

EI

An Ints

On intempt

Decimal adjust 1/1/4 => AIL Grays 2) DAA are breated. Acc (BCD adaition).

 \bigcirc

(

(

 \bigcirc

(.

Ex-1 Determine the PC Vame alter executing (4 the following Programm. ()

CFA8 = JH <= CFA8, H IXJ


MOV A, H => A -> 8A

ADD L -> A+1 -> A -> 8A+79. 1000 4010 1 0000 0011 DAA A > 69.


6 3

MOUHIA H>69. 01 10 4000 pc → 6979. 63. PCHL PC = 9.

DAA Instruction is effective only after add instr it doesn't work for BCD subtouction. Ex-2 Determine the for of the borrowing Program In Bac Register Contain BCD numbers MUI A, 99. => A = 99. SyB C → A → 99,0 C = 915 (omp.(c) INR A -> A+1-) A> 1013 Comp. CC). ADD B -> B+10's C-> A. DAA -> A-> B-C. 99-C= 99-42=57 7A Let, B=64; 10'1 of A' & A = 584. C= 42; 3) a) SIM (Set Interoupt Mulk): i) selective disabling Interrupts. 11) serial output of data. |SOE | X | R7-5 | MSE | M7.5 | M6.5 | M5.5 for masking (Briducib) Reset



1 1 4



PST S.J.

MVI A, OBH. => RST 6.5, 5.5 case

Mulked

Cdisable).

(:

INTR Can intermpt

Ex-2 Determine the OIP of the following program. 117 Sturt: MVI A, 40H) => A = 0100 0000) or is sent on son bin or Mb. MIZ Carr 10ms Deray MVI A, (0H.) A= 1100 00002) is sent on soo in pinol 4P. SIM Can loms Belay Imp start. RIM (Read Interrupt Mask) (a) To Know Status Ob Interrupts. (b) To send series somet 11/1/4 Con SID pin of MPJ. IE. I7.5 I6.5 I 5.5 FI IG QT2 **I**5 of 1 = Int is masked Serial input (disabled) data 1 -> Into enabled. | O = Int. is Unmusked It 1 => Int is pending (enabled). o -> Into disabled. Ex-1 Abter executing RIM Instruction the acrumulator vaine is B(. Determine the Stutus of the interrupt and the serial short. A = BCH = 1011 11002 H TE TUS C Intsoure serial bit musked. Enubled on SED Pin = 1' RST 6.51 5-5 USE Pending [: TRAP Int ISR is getting executed)

=> IN 8082 Mb the intermets case dianle in the following cases: executed. When 'DI inst" is (i) Reset. li que (ii)Whe or Recognizes any one intermpt (iii) When MP ()baen ISR 0034H OF (\dot{z}) are disubled. RST 6.5 (3) 0 0 0 \overline{C} \overline{C} C, \bigcirc 0


C

CC

(; (

Restart Interrupts (Subtaine Interrupts)!13 n= 0,1,...,6,7. Address. Obloge Instruction 00004 C7H RST 0 0008H CFH RST 1 00 104 D7H RST 2 00 18H OFH R57 3 00 20H E7H RST 4 00 28H EFH RST 5 00 30H FTH RST 6 00 38H FFH RST 7 [CALL 00284 RST 5 Ξ PC→3808: operation $b(\Gamma \longrightarrow ((2b-5))$ (q) and | Sp= Sp-2. Stack

 $(\mathcal{L}_{X}, \mathcal{L}_{S}) \stackrel{\mathsf{N}}{\longrightarrow} \mathcal{L}_{C}$



Ex-! How many limes the tollowing loops will be executed? Executed?

(a)
$$L \times I$$
 B, 0002_{H} Given $Z=0$.

Loop: $DC \times B$ | $BC=0600_{H}$ | $BC=FFFF_{H}$ | $Z=0$ | $Z=0$

2=1

* Intinite loop [: any Arith Instruct
"D(x B" doesn't arrest
any frags].

()

(:

* Exceptions:



- INX RP => No brags use abjected.

 (DCX RP)
- THR RIM) => 'CY' trag is not absected.

T ZZO [JNZ LOOP .-] ZZ=I].

* only once it is executed.

[: XRA A Will set the Zero frag.].

Ex- In the bonowing Programm, How many fines the decrement c instr is executed.

a) MVI C,004. => C=004 LOOP: DCR C | C = FFn = 25710


C = PEH = 2541.

Z=0 (JB) Z LOOP. ;

C = OOH = OIO (Z=)

* [D(r () is executed 250 limes. b) MVI B, 2550. \ B= C= 2550 MY I C, 2550. FOOD: DCB C parts ~ 1 C= 52210 CZ 00 DCR B.

JNZ LOOP. Fro: (1X522) + (524 X522) Der ise xeruted * 1st lime => 255 times. * Remaining 252 times => 250 times Hence (1 X253) + (254 x258) B' 3220 } B= c = 2550. LOOPZ: MVI C, 2550. LOODI; DCR C. DCR C=00 (LOUP 2 B=2521. (B= 25316



=> It is the method of specifying the operand in an instruction.

Eg.: Mov C, B


Operand

Tymidiate dute.

* 5 Types of addressing modes:


- 1 Register
- 1 Direct
- 3 Register Indirect
- 4 Immidiate
 - (3) Implicit | Implied.





So, Reg indirect.

(



* Delay Program:

T- States

1) MVI B, FF

77

LOOP: DCR B

AMZ LOOP.

77/107 - TME

≈10T

Tn = To + TL;

To= Delay Outside Loop.

To = 7T = (7 x 320ns)

TL = Deray within the loop.

= (Countro x No. 06 T-states XT) in loop

TL = (25510 XIAX 32001)

: $T_D = (7 \times 320 \text{ns}) + (257 \times 14 \times 320 \text{ns})$

- (3x 320ms)

LXI B, FFFF 10T

67 ros: DCX B

47 MOV A,C

ORA B 47

10T | 7T

INZ LOOP +2=1

```
To= 10T = [10x320ns]
   TL = [Countio x 24T]
       = [65,535 x 24 x 320ns]
    To = To +TL
     To = [10 x 320ns] + [65,535 x24 x 320ns].
* Nested loop: (Loop within Soop).
                                    T-Stutes.
        2 MVI B, Count 2
    roobs: TWAI (' Connf
                                     4T
   LOGP J: DCR C
           JNZ YOOP 1 JTLI
                                                  (
                                                  (
                                                   (F.
                                     UT ~
         L DCR B
                                     ≈ 10 T 1.
         L' JNZ LOOP 2
 TD = [21T + TL, ] count 2,0 + [7x320ns]
                                   - [Count 2 x 3T] - (3T]
Where TL = [ Countlio X 14 x 320m s].
* To = (21T +TLI) (mnt210 x (3x320ms)
                                                  0
                              - (County +1 ] 3T.
```

-> JHZ Loop 1 is fraise count 2 times. => Subtract [count 2 × 37]. IN2 loops is tause only one sime. => Subtouct 3T. * Creneral Points: 1) @ 1-Byte unconditional CALL Instruction 2 [RSTN] (b) 1-Byte unconditional JMP Instruction = PCHL 2) The DMA input HOLD is having the preference over non-maskable interret TRAP. 3 Up Checks the seedy pin in To' State 06 Ceach muchine cycie. It it finds it as Zero' it inserts Quit T-States bein T2 8 T3 untill the sendy becomes one. 4 How to shift 16 bit data towards 18th by 1 bit? => i) Store 16 bit no. into HL Bair. ii) Use [DAD H] instauction. HL= 0000 0000 0000 01002 = 410 THI = 0000 0000 10002 = (5) In Ilo mapped Ilo mode com we give the Same address to a input device and alb genice b

=> Yes, because they Gun be recognized bused on sheir control signals. Hence, in shis mode are can connect 256 input devices and 256 output devices in total 512.

Input Device

8085

MP

Addr = FAH

Output Device

Addr = FAH

1) Address => [Az-Ao] = Fan | Ais - A8 = Fan

3 (antool signal => [Iolm = 1]

(ar = 0) output

device.

0

3 Duta